Elletra’s presentation : December 2003 A quick presentation of TANGO.
DPLL PRESENTATION
-
Upload
narendra-naidu-lingutla -
Category
Documents
-
view
312 -
download
0
Transcript of DPLL PRESENTATION
![Page 1: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/1.jpg)
DIGITAL PHASE LOCKED LOOP
E E-524 DIGITAL VLSI LABORATORY
SAM VIVIN RAJ KRISHAN HIMAKAR REDDY GADDAMNARENDRA NAIDU LINGUTLA
December 12 , 2014
![Page 2: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/2.jpg)
OUTLINE
Introduction Specifications Design Schematics of Major Blocks Test Benches of Major Blocks Schematic and Test Bench of DPLL Challenges
![Page 3: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/3.jpg)
INTRODUCTION
Digital Phase Locked Loop: Multiply Clock Frequency Clock Synchronization Less stable than DLL(2nd order)
Applications: Telecommunications Clock synchronization and multiplication in Micro processors Clock generation
![Page 4: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/4.jpg)
SPECIFICATIONS
Name Value
Process SS, TT, FF
Supply 1.6V -1.98V
Temperature -40 C – 127 C
Input frequency 100 MHz
Output Frequency 1 GHz, 900MHz , 800MHz
Load 10 pF
SPECIFICATIONS
![Page 5: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/5.jpg)
BLOCK DIAGRAM OF PHASE LOCKED LOOP
PHASE DETECTOR
LOOP FILTER
DIVIDE BY 10
Fout
Feedback Signal(Fout/N)
Finput
PUSH
PULL
VCO
UP
Down
Ipd
Vcntrl Vout
CLOCKBUFFER
DIVIDE BY 8
DIVIDE BY 94X1 MUX
![Page 6: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/6.jpg)
TEAM CONTRIBUTION
Schematics & Simulation :
Phase Detector , Push-Pull Charge Pump – Himakar Gaddam Loop filter ,Voltage Control Oscillator , Clock Buffer - Sam Vivin
Raj Frequency Divider , Multiplexer - Narendra
Naidu
Overall Simulation and test bench – Sam , Himakar , Narendra
![Page 7: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/7.jpg)
DPLL – DESIGN CALCULATIONS
fin = 100MHz; fout = 1GHz; Supply Voltage = 1.62V; Process - SS Loop Bandwidth – ωn
ωn = ωin/50 = 2πfin/50 = 12.57Mrad/sec
Damping Factor – ζ C = 10pF, C2 = C/10 = 1pF ζ = 1.25 (Slightly over damped, almost critically damped) ζ = 0.5ωnRC R = ζ/(0.5ωnC) R = 19.9KΩ (in loop filter)
![Page 8: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/8.jpg)
Contd..
For 5 stage VCO;
Vin = Vctrl =(1.62 + 0.47) / 2 = 1.045V
N = 5, VDD = 1.62V, Vth = 0.47V ID = 52.97 μA
R = 10.86kΩ;
Kvco = 475Mhz/V ( from the simulation)
6C = 6.54fF;
![Page 9: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/9.jpg)
Contd..
where N = 10 =
Icp = 33.26μA Rlarge =34.57Ω
![Page 10: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/10.jpg)
MAJOR BLOCKS SCHEMATIC, TESTBENCH AND SIMULATIONS
![Page 11: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/11.jpg)
PHASE DETECTOR
Desired Parameters:
fin = 100MHz;
fout = 1GHz; fout/10 = 100MHz
fout = 900MHz; fout/9 = 100MHz
fout = 800MHz; fout/8 = 100MHz
During testing
• fclkA = 100MHz
• fclkb = 95MHz
![Page 12: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/12.jpg)
PHASE DETECTORSCHEMATIC:
![Page 13: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/13.jpg)
PHASE DETECTORTEST BENCH:
load
![Page 14: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/14.jpg)
PHASE DETECTORSIMULATION RESULTS:
Fin=100MHz
Fout =95MHz
UP
DOWN
![Page 15: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/15.jpg)
Push – Pull Charge pump
Desired parameters :
For 5 stage VCO;Kvco = 475MHz/V
Push pull charge pump
Icp = 33.26μA
Rlarge = 34.57kΩ
![Page 16: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/16.jpg)
PUSH-PULL CHARGE PUMPSCHEMATIC:
Rlarge = 34.57K ohms
Rlarge
UP BAR
DOWN
![Page 17: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/17.jpg)
PUSH-PULL CHARGE PUMPTEST BENCH:
UPBAR
DOWN
Load
UP BAR
DOWN
Load
![Page 18: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/18.jpg)
PUSH-PULL CHARGE PUMPSIMULATION RESULTS:
Ipd
UPBAR
DOWN
Icp
DOWN
UP
Vcntl
![Page 19: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/19.jpg)
Vcntl = 1.045V
![Page 20: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/20.jpg)
Loop Filter
Desired Parameters :
Capacitance(C) = 10pF, C2 = 1pF Loop Bandwidth – ωn
ωn = 12.57Mrad/sec
Damping Factor – ζ ζ = 1.25 (Slightly over damped, almost critically damped)
R = 19.9kΩ
![Page 21: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/21.jpg)
LOOP FILTER SCHEMATIC
![Page 22: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/22.jpg)
Voltage Controlled Oscillator(VCO)
Desired Parameters :
For 5 stage VCO;
Vin = Vctrl =(1.62 + 0.47) / 2 = 1.045V
N = 5, VDD = 1.62V, Vth = 0.47V ID = 52.97 μA
R = 10.86kΩ;
Kvco = 475Mhz/V
6C = 6.54fF;
![Page 23: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/23.jpg)
VOLTAGE-CONTROLLED OSCILLATORSCHEMATIC:
R = 6.39K ohmsVcntrl = 1.045 VVDD = 1.62V ; VSS = 0
![Page 24: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/24.jpg)
VOLTAGE CONTROL OSCILLATORTEST BENCH:
![Page 25: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/25.jpg)
VOLTAGE CONTROL OSCILLATORSIMULATION RESULTS: Freq = 1GHz
![Page 26: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/26.jpg)
VOLTAGE CONTROL OSCILLATORSIMULATION RESULTS:
Kvco = 475Mhz/V
![Page 27: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/27.jpg)
VOLTAGE CONTROL OSCILLATORSIMULATION RESULTS:
Freq = 900MHzR = 8.62K ohmsVcntrl = 1.045 VVDD = 1.62V ; VSS = 0
![Page 28: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/28.jpg)
VOLTAGE CONTROL OSCILLATORSIMULATION RESULTS:
Kvco = 596Mhz/V
![Page 29: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/29.jpg)
VOLTAGE CONTROL OSCILLATORSIMULATION RESULTS:
R = 11.17K ohmsVcntrl = 1.045 VVDD = 1.62V ; VSS = 0
Freq = 800MHz
![Page 30: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/30.jpg)
Kvco = 663Mhz/V
VOLTAGE CONTROL OSCILLATORSIMULATION RESULTS:
![Page 31: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/31.jpg)
CLOCK BUFFER Design:
H=Cout / Cin = 10pF/3.27fF = 3058.1 G = 1, B = 1 F = GBH = 1*1*3058.1 = 3058.1. Taking ρ= 4;
N = Log43058 = 5.789 N = 6 stages
= 3.81
![Page 32: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/32.jpg)
CLOCK BUFFER TEST BENCHSCHEMATIC:
![Page 33: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/33.jpg)
Clock Buffer Test BenchTest bench:
![Page 34: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/34.jpg)
CLOCK BUFFER TEST BENCHSIMULATION RESULTS:
IN
![Page 35: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/35.jpg)
Frequency Divider
Design :
Divide by 10,9,8
Components used:
XOR Gate , Nor2x1 , Nand2x1
Flip – Flops
AND Gate
![Page 36: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/36.jpg)
DIVIDE BY 10 CIRCUITSCHEMATIC:
![Page 37: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/37.jpg)
DIVIDE BY 10 CIRCUITTEST BENCH:
![Page 38: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/38.jpg)
DIVIDE BY 10 CIRCUITSIMULATION RESULT:
![Page 39: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/39.jpg)
DIVIDE BY 9 CIRCUITSCHEMATIC:
![Page 40: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/40.jpg)
DIVIDE BY 9 CIRCUITTEST BENCH:
![Page 41: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/41.jpg)
DIVIDE BY 9 CIRCUITSIMULATION RESULT:
![Page 42: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/42.jpg)
DIVIDE BY 8 CIRCUITSCHEMATIC:
![Page 43: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/43.jpg)
DIVIDE BY 8 CIRCUITTEST BENCH:
![Page 44: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/44.jpg)
DIVIDE BY 8 CIRCUITSIMULATION RESULT:
![Page 45: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/45.jpg)
4X1 MULTIPLEXER :
SCHEMATIC :
![Page 46: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/46.jpg)
4X1 MULTIPLEXER :
TESTBENCH :
![Page 47: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/47.jpg)
4X1 MULTIPLEXER :
WAVEFORM 1 :S0 = 1; S1 = 0 Y = D1 = In2
![Page 48: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/48.jpg)
4X1 MULTIPLEXER :
WAVEFORM 2 :
S0 = 0; S1 = 1 Y = D2 = In3
![Page 49: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/49.jpg)
4X1 MULTIPLEXER :
WAVEFORM 3 :S0 = 0; S1 = 0 Y = D0 = In1
![Page 50: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/50.jpg)
SIMULATION OF ENTIRE PROJECT
![Page 51: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/51.jpg)
DIGITAL PHASE LOCKED LOOPSCHEMATIC:
![Page 52: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/52.jpg)
DIGITAL PHASE LOCKED LOOPTEST BENCH: Load =
10pF
![Page 53: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/53.jpg)
DIGITAL PHASE LOCKED LOOP IN LOCKSIMULATIONS:
Freq = 1GHz Process corner –> SS; VDD –> 1.62; T = 125C
![Page 54: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/54.jpg)
DIGITAL PHASE LOCKED LOOP IN LOCKSIMULATIONS:
Freq = 1GHz Process corner –> tt; VDD –> 1.8; T = 27C
![Page 55: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/55.jpg)
DIGITAL PHASE LOCKED LOOP IN LOCKSIMULATIONS:
Freq = 900MHz Process corner – SS; VDD – 1.62; T = 125C
![Page 56: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/56.jpg)
DIGITAL PHASE LOCKED LOOP IN LOCKSIMULATIONS:
Freq = 800Hz Process corner –> SS; VDD –> 1.62; T = 125C
![Page 57: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/57.jpg)
Results
Fout = 1GHz Fout = 900Mhz
Fout = 800Mhz
Vcntl 1.045 1.045 1.045
Frequency divider N = 10 N = 9 N =8
Icp 33.26μA 23.85μA 19.1μA
Rlarge 34.57Kohm 48.21Kohm 60.20Kohm
R at VCO 6.39Kohm 8.62Kohm 11.17Kohm
At Process Corner – SS ; VDD – 1.62 ; T = 125’C
![Page 58: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/58.jpg)
CHALLENGES
Adjusting R in VCO to get the required Frequency
Frequency dividers for divide by 9,10 circuits
![Page 59: DPLL PRESENTATION](https://reader034.fdocuments.mx/reader034/viewer/2022051520/58794de61a28abb1418b550b/html5/thumbnails/59.jpg)
Thank you